



WHAT IS CLAIMED IS:

1  1. A memory component with built-in self test, comprising:
2 an input/output interface coupled to the memory array and having a loopback;
3 a controller to transmit input/output test data to the input/output interface, and to
4 receive the input/output test data from the loopback of the input/output interface; and
5 a compare register to compare the input/output test data transmitted to the
6 input/output interface with the input/output test data received from the input/output
7 interface.

1  2. The memory component according to claim 1, wherein the memory component is
2 a dynamic random access memory (DRAM).

1 3. The memory component according to claim 1, wherein the memory component is
2 a buffer.

1 4. The memory component according to claim 3, wherein the buffer is an address
2 and command buffer.

1 5. The memory component according to claim 3, wherein the buffer is a data buffer.

1 6. The memory component according to claim 3, wherein the buffer is an address
2 and command and data buffer.

1 8. The memory component according to claim 1, wherein the controller is adapted to
2 transmit memory array test data to a memory array to store the test data therein, and to read the
3 memory array test data from the memory array, and the compare register is adapted to compare
4 the memory array test data transmitted to the memory array with the memory array test data read
5 from the memory array.

9. A memory component with built-in self test, comprising:

- a memory array;
- an input/output interface coupled to the memory array and having a loopback;
- a controller to transmit memory array test data to the memory array to store the memory array test data, and to read the memory array test data from the memory array;
- and
- a compare register to compare the memory array test data transmitted to the memory array with the memory array test data read from the memory array.

1 ~~B1~~ 10. The memory component according to claim 9, wherein the memory component is
2 a dynamic random access memory (DRAM).

1 12. The memory component according to claim 11, wherein the buffer is an address
2 and command buffer.

1 13. The memory component according to claim 11, wherein the buffer is a data
2 buffer.

1 14. The memory component according to claim 11, wherein the buffer is an address
2 and command and data buffer.

1 15. The memory component according to claim 9, wherein the compare register
2 generates a test result based on the memory array test data transmitted to the memory array
3 compared with the memory array test data read from the memory array.

16. A method of testing a memory component with built-in self test, comprising:

transmitting input/output test data to an input/output interface having a loopback;

receiving the input/output test data from the loopback of the input/output interface; and

comparing the input/output test data transmitted to the input/output interface with the input/output test data received from the input/output interface.

Sub
B1

17. The method according to claim 16, wherein the memory component is a dynamic random access memory (DRAM).

18. The method according to claim 16, wherein the memory component is a buffer.

19. The method according to claim 18, wherein the buffer is an address and command buffer.

20. The method according to claim 18, wherein the buffer is a data buffer.

21. The method according to claim 18, wherein the buffer is an address and command and data buffer.

22. The method according to claim 16, wherein the compare register generates a test result based on the input/output test data transmitted to the input/output interface compared with the input/output test data received from the input/output interface.

23. The method according to claim 16, further including:
transmitting memory array test data to a memory array;
storing the memory array test data in the memory array;
reading the memory array test data from the memory array; and
comparing the memory array test data transmitted to the memory array with the memory array test data read from the memory array.

1 *Sub*
2 *a4* 24. A method of testing a memory component with built-in self test, comprising:
3 transmitting memory array test data to a memory array;
4 storing the memory array test data in the memory array
5 reading the memory array test data from the memory array; and
6 comparing the memory array test data transmitted to the memory array with the
memory array test data read from the memory array.

1 *Sub*
2 *B1* 25. The method according to claim 24, wherein the memory component is a dynamic
random access memory (DRAM).

1 26. The method according to claim 24, wherein the memory component is a buffer.

1 27. The method according to claim 26, wherein the buffer is an address and command
2 buffer.

1 28. The method according to claim 26, wherein the buffer is a data buffer.

1 29. The method according to claim 26, wherein the buffer is an address and command
2 and data buffer.

1 30. The method according to claim 24, wherein the compare register generates a test
2 result based on the memory array test data transmitted to the memory array compared with the
3 memory array test data read from the memory array.

1 *Sub*
2 *as*

31. A memory module with built-in self test, comprising:
at least one memory component;
an address and command buffer adapted to transmit address and command data
and test data to the at least one memory component, wherein the address and command
buffer includes a register to receive a test result; and
at least one data buffer to receive the test data from the address and command
buffer, to receive the test data from the at least one memory component, and to compare
the test data received from the address and command buffer with the test data received
from the at least one memory component to generate the test result.

1 *Sub*
2 *B1*

32. The memory module according to claim 31, wherein the address and command
buffer and the data buffer are within a single buffer chip.

1
2

33. The memory module according to claim 31, wherein the at least one memory
component is a dynamic random access memory (DRAM).

1
2
3

34. The memory module according to claim 31, wherein the address and command
buffer includes a clock multiplier to receive a clock signal and to multiply the clock signal for
transmission to the at least one memory component and the at least one data buffer.

1
2

35. The memory module according to claim 31, wherein the address and command
buffer includes an address and command generator to generate the address and command data.

Year	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	

1 37. The memory module according to claim 31, wherein the register receives the test
2 result from the at least one data buffer and reports the test result as one of the following
3 conditions: built-in self test not enabled, built-in self test enabled, built-in self test failed, and
4 built-in self test passed.

38. The memory module according to claim 31, wherein the at least one data buffer utilizes an exclusive-OR (XOR) comparator to compare the test data received from the address and command buffer with the test data received from the at least one memory component.

39. A method of testing a memory module with built-in self test, the method comprising:

- transmitting address and command data and test data to a memory component from an address and command buffer;
- receiving the test data from the address and command buffer;
- receiving the test data from the memory component; and
- comparing the test data received from the address and command buffer with the test data received from the memory component to generate a test result.

40. The method according to claim 39, wherein receiving the test data from the
s and command buffer, receiving the test data from the memory component, and
ring the test data are performed in a data buffer.

41. The method according to claim 40, wherein the data buffer and the address and command buffer are within a single buffer chip.

42. The method according to claim 39, wherein the memory component is a dynamic random access memory (DRAM).

43. The method according to claim 39, further including:
receiving a clock signal by a clock multiplier of the address and command buffer;
multiplying the clock signal; and
transmitting the clock signal to the memory component and a data buffer.

44. The method according to claim 39, further including:
generating the address and command data from an address and command data generator of the address and command buffer.

45. The method according to claim 39, further including:
obtaining the test data from a data bus through a memory controller.

46. The method according to claim 39, further including:

2
3
4
5

- 1
- 2
- 3

1
2
3
4
5
6
7

Sub
B1

1 49. The memory module according to claim 48, wherein the address and command
2 buffer and the data buffer are within a single buffer chip.

1 50. The memory module according to claim 48, wherein the at least one memory
2 component is a dynamic random access memory (DRAM).

1 51. The memory module according to claim 48, wherein the test data is obtained from
2 a data bus through a memory controller.

1 52. The memory module according to claim 48, wherein the register receives the test
2 result from the at least one data buffer and reports the test result as one of the following
3 conditions: built-in self test not enabled, built-in self test enabled, built-in self test failed, and
4 built-in self test passed.

1 53. The memory module according to claim 48, wherein the at least one data buffer
2 utilizes an exclusive-OR (XOR) comparator to compare the test data received from the address
3 and command buffer with the test data received from the at least one memory component.

add
B1